

The test cases below share these settings:

Block Size: 4

Number of Cache Blocks: 16

Cache Hit Time (cycles): 1

Miss Penalty per Word (cycles): 10

Base Sequence Pool: default (1, 2, 3, 4, 5, 6, 7, 8, ...)

Non Load-Through Sequential Sequence

Statistical Outputs (64 Accesses)

Miss Penalty calculated at 41 cycles.

Main Memory Capacity: 1024 blocks × 4 words/block = 4096 words total.

Metric	LRU	MRU
Total Accesses	64	64
Hits	0	16
Misses	64	48
Hit Rate	0.00%	25.00%
Miss Rate	100.00%	75.00%
Total Access Time	2624 cycles	1984 cycles
AMAT	41.00 cycles	31.00 cycles

LRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 16 Tag: 4 [Next Eviction]	Blk 20 Tag: 5	Blk 24 Tag: 6	Blk 28 Tag: 7
1	Blk 17 Tag: 4 [Next Eviction]	Blk 21 Tag: 5	Blk 25 Tag: 6	Blk 29 Tag: 7
2	Blk 18 Tag: 4 [Next Eviction]	Blk 22 Tag: 5	Blk 26 Tag: 6	Blk 30 Tag: 7
3	Blk 19 Tag: 4 [Next Eviction]	Blk 23 Tag: 5	Blk 27 Tag: 6	Blk 31 Tag: 7

MRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 0 Tag: 0	Blk 4 Tag: 1	Blk 24 Tag: 6	Blk 28 Tag: 7 [Next Eviction]
1	Blk 1 Tag: 0	Blk 5 Tag: 1	Blk 25 Tag: 6	Blk 29 Tag: 7 [Next Eviction]
2	Blk 2 Tag: 0	Blk 6 Tag: 1	Blk 26 Tag: 6	Blk 30 Tag: 7 [Next Eviction]
3	Blk 3 Tag: 0	Blk 7 Tag: 1	Blk 27 Tag: 6	Blk 31 Tag: 7 [Next Eviction]

System Output Trace Log

Step 43: Access Block 10 -> MISS (Evicted Block 26 from Set 2)
Step 44: Access Block 11 -> MISS (Evicted Block 27 from Set 3)
Step 45: Access Block 12 -> MISS (Evicted Block 28 from Set 0)
Step 46: Access Block 13 -> MISS (Evicted Block 29 from Set 1)
Step 47: Access Block 14 -> MISS (Evicted Block 30 from Set 2)
Step 48: Access Block 15 -> MISS (Evicted Block 31 from Set 3)
Step 49: Access Block 16 -> MISS (Evicted Block 0 from Set 0)
Step 50: Access Block 17 -> MISS (Evicted Block 1 from Set 1)
Step 51: Access Block 18 -> MISS (Evicted Block 2 from Set 2)
Step 52: Access Block 19 -> MISS (Evicted Block 3 from Set 3)
Step 53: Access Block 20 -> MISS (Evicted Block 4 from Set 0)
Step 54: Access Block 21 -> MISS (Evicted Block 5 from Set 1)
Step 55: Access Block 22 -> MISS (Evicted Block 6 from Set 2)
Step 56: Access Block 23 -> MISS (Evicted Block 7 from Set 3)
Step 57: Access Block 24 -> MISS (Evicted Block 8 from Set 0)
Step 58: Access Block 25 -> MISS (Evicted Block 9 from Set 1)
Step 59: Access Block 26 -> MISS (Evicted Block 10 from Set 2)

MRU Trace:

Step 1: Access Block 0 -> MISS (Placed in empty slot in Set 0)
Step 2: Access Block 1 -> MISS (Placed in empty slot in Set 1)
Step 3: Access Block 2 -> MISS (Placed in empty slot in Set 2)
Step 4: Access Block 3 -> MISS (Placed in empty slot in Set 3)
Step 5: Access Block 4 -> MISS (Placed in empty slot in Set 0)
Step 6: Access Block 5 -> MISS (Placed in empty slot in Set 1)
Step 7: Access Block 6 -> MISS (Placed in empty slot in Set 2)
Step 8: Access Block 7 -> MISS (Placed in empty slot in Set 3)
Step 9: Access Block 8 -> MISS (Placed in empty slot in Set 0)
Step 10: Access Block 9 -> MISS (Placed in empty slot in Set 1)
Step 11: Access Block 10 -> MISS (Placed in empty slot in Set 2)
Step 12: Access Block 11 -> MISS (Placed in empty slot in Set 3)
Step 13: Access Block 12 -> MISS (Placed in empty slot in Set 0)
Step 14: Access Block 13 -> MISS (Placed in empty slot in Set 1)

Non Load-Through Mid-Repeat Sequence

Statistical Outputs (160 Accesses)

Miss Penalty calculated at 41 cycles.

Main Memory Capacity: 1024 blocks × 4 words/block = 4096 words total.

Metric	LRU	MRU
Total Accesses	160	160
Hits	16	68
Misses	144	92
Hit Rate	10.00%	42.50%
Miss Rate	90.00%	57.50%
Total Access Time	5920 cycles	3840 cycles
AMAT	37.00 cycles	24.00 cycles

LRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 12 Tag: 3 [Next Eviction]	Blk 8 Tag: 2	Blk 4 Tag: 1	Blk 0 Tag: 0
1	Blk 13 Tag: 3 [Next Eviction]	Blk 9 Tag: 2	Blk 5 Tag: 1	Blk 1 Tag: 0
2	Blk 14 Tag: 3 [Next Eviction]	Blk 10 Tag: 2	Blk 6 Tag: 1	Blk 2 Tag: 0
3	Blk 15 Tag: 3 [Next Eviction]	Blk 11 Tag: 2	Blk 7 Tag: 1	Blk 3 Tag: 0

MRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 16 Tag: 4	Blk 0 Tag: 0 [Next Eviction]	Blk 12 Tag: 3	Blk 4 Tag: 1
1	Blk 17 Tag: 4	Blk 1 Tag: 0 [Next Eviction]	Blk 13 Tag: 3	Blk 5 Tag: 1
2	Blk 18 Tag: 4	Blk 2 Tag: 0 [Next Eviction]	Blk 14 Tag: 3	Blk 6 Tag: 1
3	Blk 19 Tag: 4	Blk 3 Tag: 0 [Next Eviction]	Blk 15 Tag: 3	Blk 7 Tag: 1

System Output Trace Log

LRU Trace:

Step 1: Access Block 0 -> MISS (Placed in empty slot in Set 0)
Step 2: Access Block 1 -> MISS (Placed in empty slot in Set 1)
Step 3: Access Block 2 -> MISS (Placed in empty slot in Set 2)
Step 4: Access Block 3 -> MISS (Placed in empty slot in Set 3)
Step 5: Access Block 4 -> MISS (Placed in empty slot in Set 0)
Step 6: Access Block 5 -> MISS (Placed in empty slot in Set 1)
Step 7: Access Block 6 -> MISS (Placed in empty slot in Set 2)
Step 8: Access Block 7 -> MISS (Placed in empty slot in Set 3)
Step 9: Access Block 8 -> MISS (Placed in empty slot in Set 0)
Step 10: Access Block 9 -> MISS (Placed in empty slot in Set 1)
Step 11: Access Block 10 -> MISS (Placed in empty slot in Set 2)
Step 12: Access Block 11 -> MISS (Placed in empty slot in Set 3)
Step 13: Access Block 12 -> MISS (Placed in empty slot in Set 0)

MRU Trace:

Step 1: Access Block 0 -> MISS (Placed in empty slot in Set 0)
Step 2: Access Block 1 -> MISS (Placed in empty slot in Set 1)
Step 3: Access Block 2 -> MISS (Placed in empty slot in Set 2)
Step 4: Access Block 3 -> MISS (Placed in empty slot in Set 3)
Step 5: Access Block 4 -> MISS (Placed in empty slot in Set 0)
Step 6: Access Block 5 -> MISS (Placed in empty slot in Set 1)
Step 7: Access Block 6 -> MISS (Placed in empty slot in Set 2)
Step 8: Access Block 7 -> MISS (Placed in empty slot in Set 3)
Step 9: Access Block 8 -> MISS (Placed in empty slot in Set 0)
Step 10: Access Block 9 -> MISS (Placed in empty slot in Set 1)
Step 11: Access Block 10 -> MISS (Placed in empty slot in Set 2)
Step 12: Access Block 11 -> MISS (Placed in empty slot in Set 3)
Step 13: Access Block 12 -> MISS (Placed in empty slot in Set 0)

Non Load-Through RandomSequence

Statistical Outputs (64 Accesses)

Miss Penalty calculated at 41 cycles.

Main Memory Capacity: 1024 blocks × 4 words/block = 4096 words total.

Metric	LRU	MRU
Total Accesses	64	64
Hits	1	1
Misses	63	63
Hit Rate	1.56%	1.56%
Miss Rate	98.44%	98.44%
Total Access Time	2584 cycles	2584 cycles
AMAT	40.38 cycles	40.38 cycles

LRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 140 Tag: 35	Blk 16 Tag: 4	Blk 76 Tag: 19 [Next Eviction]	Blk 964 Tag: 241
1	Blk 113 Tag: 28	Blk 369 Tag: 92	Blk 493 Tag: 123	Blk 441 Tag: 110 [Next Eviction]
2	Blk 966 Tag: 241	Blk 310 Tag: 77 [Next Eviction]	Blk 950 Tag: 237	Blk 90 Tag: 22
3	Blk 291 Tag: 72	Blk 675 Tag: 168	Blk 251 Tag: 82 [Next Eviction]	Blk 879 Tag: 219

MRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 872 Tag: 218	Blk 512 Tag: 128	Blk 16 Tag: 4 [Next Eviction]	Blk 460 Tag: 115
1	Blk 685 Tag: 171	Blk 201 Tag: 50	Blk 625 Tag: 156	Blk 493 Tag: 123 [Next Eviction]
2	Blk 886 Tag: 221	Blk 314 Tag: 78	Blk 482 Tag: 120	Blk 966 Tag: 241 [Next Eviction]
3	Blk 615 Tag: 153	Blk 459 Tag: 114	Blk 179 Tag: 44	Blk 675 Tag: 168 [Next Eviction]

System Output Trace Log

LRU Trace:

Step 1: Access Block 615 -> MISS (Placed in empty slot in Set 3)
Step 2: Access Block 459 -> MISS (Placed in empty slot in Set 3)
Step 3: Access Block 872 -> MISS (Placed in empty slot in Set 0)
Step 4: Access Block 685 -> MISS (Placed in empty slot in Set 1)
Step 5: Access Block 179 -> MISS (Placed in empty slot in Set 3)
Step 6: Access Block 539 -> MISS (Placed in empty slot in Set 3)
Step 7: Access Block 279 -> MISS (Evicted Block 615 from Set 3)
Step 8: Access Block 639 -> MISS (Evicted Block 459 from Set 3)
Step 9: Access Block 886 -> MISS (Placed in empty slot in Set 2)
Step 10: Access Block 483 -> MISS (Evicted Block 179 from Set 3)
Step 11: Access Block 255 -> MISS (Evicted Block 539 from Set 3)
Step 12: Access Block 983 -> MISS (Evicted Block 279 from Set 3)
Step 13: Access Block 763 -> MISS (Evicted Block 639 from Set 3)

MRU Trace:

Step 1: Access Block 615 -> MISS (Placed in empty slot in Set 3)
Step 2: Access Block 459 -> MISS (Placed in empty slot in Set 3)
Step 3: Access Block 872 -> MISS (Placed in empty slot in Set 0)
Step 4: Access Block 685 -> MISS (Placed in empty slot in Set 1)
Step 5: Access Block 179 -> MISS (Placed in empty slot in Set 3)
Step 6: Access Block 539 -> MISS (Placed in empty slot in Set 3)
Step 7: Access Block 279 -> MISS (Evicted Block 539 from Set 3)
Step 8: Access Block 639 -> MISS (Evicted Block 279 from Set 3)
Step 9: Access Block 886 -> MISS (Placed in empty slot in Set 2)
Step 10: Access Block 483 -> MISS (Evicted Block 639 from Set 3)
Step 11: Access Block 255 -> MISS (Evicted Block 483 from Set 3)
Step 12: Access Block 983 -> MISS (Evicted Block 255 from Set 3)
Step 13: Access Block 763 -> MISS (Evicted Block 983 from Set 3)

Load-Through Sequential Sequence

Statistical Outputs (64 Accesses)

Miss Penalty calculated at 11 cycles

Main Memory Capacity: 1024 blocks $\times$ 4 words/block = 4096 words total

Metric	LRU	MRU
Total Accesses	64	64
Hits	0	16
Misses	64	48
Hit Rate	0.00%	25.00%
Miss Rate	100.00%	75.00%
Total Access Time	704 cycles	544 cycles
AMAT	11.00 cycles	8.50 cycles

LRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 16 Tag: 4 [Next Eviction]	Blk 20 Tag: 5	Blk 24 Tag: 6	Blk 28 Tag: 7
1	Blk 17 Tag: 4 [Next Eviction]	Blk 21 Tag: 5	Blk 25 Tag: 6	Blk 29 Tag: 7
2	Blk 18 Tag: 4 [Next Eviction]	Blk 22 Tag: 5	Blk 26 Tag: 6	Blk 30 Tag: 7
3	Blk 19 Tag: 4 [Next Eviction]	Blk 23 Tag: 5	Blk 27 Tag: 6	Blk 31 Tag: 7

MRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 0 Tag: 0	Blk 4 Tag: 1	Blk 24 Tag: 6	Blk 28 Tag: 7 [Next Eviction]
1	Blk 1 Tag: 0	Blk 5 Tag: 1	Blk 25 Tag: 6	Blk 29 Tag: 7 [Next Eviction]
2	Blk 2 Tag: 0	Blk 6 Tag: 1	Blk 26 Tag: 6	Blk 30 Tag: 7 [Next Eviction]
3	Blk 3 Tag: 0	Blk 7 Tag: 1	Blk 27 Tag: 6	Blk 31 Tag: 7 [Next Eviction]

System Output Trace Log

LRU Trace:

Step 1:	Access Block 0	→ MISS (Placed in empty slot in Set 0)
Step 2:	Access Block 1	→ MISS (Placed in empty slot in Set 1)
Step 3:	Access Block 2	→ MISS (Placed in empty slot in Set 2)
Step 4:	Access Block 3	→ MISS (Placed in empty slot in Set 3)
Step 5:	Access Block 4	→ MISS (Placed in empty slot in Set 0)
Step 6:	Access Block 5	→ MISS (Placed in empty slot in Set 1)
Step 7:	Access Block 6	→ MISS (Placed in empty slot in Set 2)
Step 8:	Access Block 7	→ MISS (Placed in empty slot in Set 3)
Step 9:	Access Block 8	→ MISS (Placed in empty slot in Set 0)
Step 10:	Access Block 9	→ MISS (Placed in empty slot in Set 1)
Step 11:	Access Block 10	→ MISS (Placed in empty slot in Set 2)
Step 12:	Access Block 11	→ MISS (Placed in empty slot in Set 3)
Step 13:	Access Block 12	→ MISS (Placed in empty slot in Set 0)
Step 14:	Access Block 13	→ MISS (Placed in empty slot in Set 1)

MRU Trace:

```

Step 1: Access Block 0 -> MISS (Placed in empty slot in Set 0)
Step 2: Access Block 1 -> MISS (Placed in empty slot in Set 1)
Step 3: Access Block 2 -> MISS (Placed in empty slot in Set 2)
Step 4: Access Block 3 -> MISS (Placed in empty slot in Set 3)
Step 5: Access Block 4 -> MISS (Placed in empty slot in Set 0)
Step 6: Access Block 5 -> MISS (Placed in empty slot in Set 1)
Step 7: Access Block 6 -> MISS (Placed in empty slot in Set 2)
Step 8: Access Block 7 -> MISS (Placed in empty slot in Set 3)
Step 9: Access Block 8 -> MISS (Placed in empty slot in Set 0)
Step 10: Access Block 9 -> MISS (Placed in empty slot in Set 1)
Step 11: Access Block 10 -> MISS (Placed in empty slot in Set 2)
Step 12: Access Block 11 -> MISS (Placed in empty slot in Set 3)
Step 13: Access Block 12 -> MISS (Placed in empty slot in Set 0)
Step 14: Access Block 13 -> MISS (Placed in empty slot in Set 1)

```

Load-Through Mid-Repeat Sequence

Statistical Outputs (160 Accesses)

Miss Penalty calculated at 11 cycles.

Main Memory Capacity: 1024 blocks × 4 words/block = 4096 words total.

Metric	LRU	MRU
Total Accesses	160	160
Hits	16	68
Misses	144	92
Hit Rate	10.00%	42.50%
Miss Rate	90.00%	57.50%
Total Access Time	1600 cycles	1080 cycles
AMAT	10.00 cycles	6.75 cycles

LRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 12 Tag: 3 [Next Eviction]	Blk 8 Tag: 2	Blk 4 Tag: 1	Blk 0 Tag: 0
1	Blk 13 Tag: 3 [Next Eviction]	Blk 9 Tag: 2	Blk 5 Tag: 1	Blk 1 Tag: 0
2	Blk 14 Tag: 3 [Next Eviction]	Blk 10 Tag: 2	Blk 6 Tag: 1	Blk 2 Tag: 0
3	Blk 15 Tag: 3 [Next Eviction]	Blk 11 Tag: 2	Blk 7 Tag: 1	Blk 3 Tag: 0

MRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 16 Tag: 4	Blk 0 Tag: 0 [Next Eviction]	Blk 12 Tag: 3	Blk 4 Tag: 1
1	Blk 17 Tag: 4	Blk 1 Tag: 0 [Next Eviction]	Blk 13 Tag: 3	Blk 5 Tag: 1
2	Blk 18 Tag: 4	Blk 2 Tag: 0 [Next Eviction]	Blk 14 Tag: 3	Blk 6 Tag: 1
3	Blk 19 Tag: 4	Blk 3 Tag: 0 [Next Eviction]	Blk 15 Tag: 3	Blk 7 Tag: 1

System Output Trace Log

LRU Trace:
Step 1: Access Block 0 -> MISS (Placed in empty slot in Set 0)
Step 2: Access Block 1 -> MISS (Placed in empty slot in Set 1)
Step 3: Access Block 2 -> MISS (Placed in empty slot in Set 2)
Step 4: Access Block 3 -> MISS (Placed in empty slot in Set 3)
Step 5: Access Block 4 -> MISS (Placed in empty slot in Set 0)
Step 6: Access Block 5 -> MISS (Placed in empty slot in Set 1)
Step 7: Access Block 6 -> MISS (Placed in empty slot in Set 2)
Step 8: Access Block 7 -> MISS (Placed in empty slot in Set 3)
Step 9: Access Block 8 -> MISS (Placed in empty slot in Set 0)
Step 10: Access Block 9 -> MISS (Placed in empty slot in Set 1)
Step 11: Access Block 10 -> MISS (Placed in empty slot in Set 2)
Step 12: Access Block 11 -> MISS (Placed in empty slot in Set 3)
Step 13: Access Block 12 -> MISS (Placed in empty slot in Set 0)
Step 14: Access Block 13 -> MISS (Placed in empty slot in Set 1)

MRU Trace:
Step 1: Access Block 0 -> MISS (Placed in empty slot in Set 0)
Step 2: Access Block 1 -> MISS (Placed in empty slot in Set 1)
Step 3: Access Block 2 -> MISS (Placed in empty slot in Set 2)
Step 4: Access Block 3 -> MISS (Placed in empty slot in Set 3)
Step 5: Access Block 4 -> MISS (Placed in empty slot in Set 0)
Step 6: Access Block 5 -> MISS (Placed in empty slot in Set 1)
Step 7: Access Block 6 -> MISS (Placed in empty slot in Set 2)
Step 8: Access Block 7 -> MISS (Placed in empty slot in Set 3)
Step 9: Access Block 8 -> MISS (Placed in empty slot in Set 0)
Step 10: Access Block 9 -> MISS (Placed in empty slot in Set 1)
Step 11: Access Block 10 -> MISS (Placed in empty slot in Set 2)
Step 12: Access Block 11 -> MISS (Placed in empty slot in Set 3)
Step 13: Access Block 12 -> MISS (Placed in empty slot in Set 0)
Step 14: Access Block 13 -> MISS (Placed in empty slot in Set 1)

Load-Through Random Sequence

Statistical Outputs (64 Accesses)

Miss Penalty calculated at 11 cycles.

Main Memory Capacity: 1024 blocks × 4 words/block = 4096 words total.

Metric	LRU	MRU
Total Accesses	64	64
Hits	1	1
Misses	63	63
Hit Rate	1.56%	1.56%
Miss Rate	98.44%	98.44%
Total Access Time	694 cycles	694 cycles
AMAT	10.84 cycles	10.84 cycles

LRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 140 Tag: 35	Blk 16 Tag: 4	Blk 76 Tag: 19 [Next Eviction]	Blk 964 Tag: 241
1	Blk 113 Tag: 28	Blk 369 Tag: 92	Blk 493 Tag: 123	Blk 441 Tag: 110 [Next Eviction]
2	Blk 966 Tag: 241	Blk 310 Tag: 77 [Next Eviction]	Blk 950 Tag: 237	Blk 90 Tag: 22
3	Blk 291 Tag: 72	Blk 675 Tag: 168	Blk 251 Tag: 62 [Next Eviction]	Blk 879 Tag: 219

MRU - Final Memory Snapshot

Set Index	Way 0	Way 1	Way 2	Way 3
0	Blk 872 Tag: 218	Blk 512 Tag: 128	Blk 16 Tag: 4 [Next Eviction]	Blk 460 Tag: 115
1	Blk 685 Tag: 171	Blk 201 Tag: 50	Blk 625 Tag: 156	Blk 493 Tag: 123 [Next Eviction]
2	Blk 886 Tag: 221	Blk 314 Tag: 78	Blk 482 Tag: 120	Blk 966 Tag: 241 [Next Eviction]
3	Blk 615 Tag: 153	Blk 459 Tag: 114	Blk 179 Tag: 44	Blk 675 Tag: 168 [Next Eviction]

System Output Trace Log

LRU Trace:
Step 1: Access Block 615 -> MISS (Placed in empty slot in Set 3)
Step 2: Access Block 459 -> MISS (Placed in empty slot in Set 3)
Step 3: Access Block 872 -> MISS (Placed in empty slot in Set 0)
Step 4: Access Block 685 -> MISS (Placed in empty slot in Set 1)
Step 5: Access Block 179 -> MISS (Placed in empty slot in Set 3)
Step 6: Access Block 539 -> MISS (Placed in empty slot in Set 3)
Step 7: Access Block 279 -> MISS (Evicted Block 615 from Set 3)
Step 8: Access Block 639 -> MISS (Evicted Block 459 from Set 3)
Step 9: Access Block 886 -> MISS (Placed in empty slot in Set 2)
Step 10: Access Block 483 -> MISS (Evicted Block 179 from Set 3)
Step 11: Access Block 255 -> MISS (Evicted Block 539 from Set 3)
Step 12: Access Block 903 -> MISS (Evicted Block 279 from Set 3)
Step 13: Access Block 763 -> MISS (Evicted Block 639 from Set 3)
Step 14: Access Block 314 -> MISS (Placed in empty slot in Set 2)
Step 15: Access Block 201 -> MISS (Placed in empty slot in Set 1)

MRU Trace:
Step 1: Access Block 615 -> MISS (Placed in empty slot in Set 3)
Step 2: Access Block 459 -> MISS (Placed in empty slot in Set 3)
Step 3: Access Block 872 -> MISS (Placed in empty slot in Set 0)
Step 4: Access Block 685 -> MISS (Placed in empty slot in Set 1)
Step 5: Access Block 179 -> MISS (Placed in empty slot in Set 3)
Step 6: Access Block 539 -> MISS (Placed in empty slot in Set 3)
Step 7: Access Block 279 -> MISS (Evicted Block 539 from Set 3)
Step 8: Access Block 639 -> MISS (Evicted Block 279 from Set 3)
Step 9: Access Block 886 -> MISS (Placed in empty slot in Set 2)
Step 10: Access Block 483 -> MISS (Evicted Block 639 from Set 3)
Step 11: Access Block 255 -> MISS (Evicted Block 483 from Set 3)
Step 12: Access Block 903 -> MISS (Evicted Block 255 from Set 3)
Step 13: Access Block 763 -> MISS (Evicted Block 903 from Set 3)
Step 14: Access Block 314 -> MISS (Placed in empty slot in Set 2)
Step 15: Access Block 201 -> MISS (Placed in empty slot in Set 1)